July 1996



SEMICONDUCTOR TM


# NDT455N N-Channel Enhancement Mode Field Effect Transistor


## **General Description**


These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.


## Features

- 11.5 A, 30 V.  $R_{DS(ON)} = 0.015 \Omega @ V_{GS} = 10 V$  $R_{DS(ON)} = 0.02 \Omega @ V_{GS} = 4.5 V.$
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.









(J23Z)

# **Absolute Maximum Ratings** $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter       Drain-Source Voltage		NDT455N	Units	
V <sub>DSS</sub>			30	V	
V <sub>GSS</sub>	Gate-Source Voltage		20	V	
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	± 11.5	A	
	- Pulsed		±40		
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	3	W	
		(Note 1b)	1.3		
		(Note 1c)	1.1		
Г <sub>Ј</sub> ,Т <sub>STG</sub>	Operating and Storage Temperature Range		-65 to 150	°C	
THERMA	L CHARACTERISTICS				
۲ <sub>өла</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	42	°C/W	
۲ <sub>өлс</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	12	°C/W	

© 1997 Fairchild Semiconductor Corporation

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS				•		
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$		30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$				1	μA
			T <sub>J</sub> = 55°C			10	μA
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V				-100	nA
ON CHAR	ACTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$		1	1.5	3	V
			T <sub>J</sub> = 125°C	0.7	0.9	2.2	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 11.5 \text{ A}$			0.013	0.015	Ω
			T <sub>J</sub> = 125°C		0.019	0.03	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 10 \text{ A}$			0.018	0.02	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$		30			Α
		$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		15			
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{GS} = 10 \text{ V}, I_{D} = 11.5 \text{ A}$			26		S
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15, V_{GS} = 0 V,$ f = 1.0 MHz			1220		pF
C <sub>oss</sub>	Output Capacitance				715		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				280		pF
SWITCHIN	IG CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GEN} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$			11	20	ns
ţ,	Turn - On Rise Time				16	30	ns
t <sub>D(off)</sub>	Turn - Off Delay Time				48	80	ns
t <sub>r</sub>	Turn - Off Fall Time				40	70	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = 10 V,$ $I_{D} = 11.5 A, V_{GS} = 10 V$			43	61	nC
Q <sub>gs</sub>	Gate-Source Charge				4		nC
$Q_{gd}$	Gate-Drain Charge				11		nC


Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current				2.5	А	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0$ V, $I_{S} = 2.5$ A (Note 2)		0.845	1.2	V	
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, \text{ I}_{\text{F}} = 2.5 \text{ A} \text{ dI}_{\text{F}}/\text{dt} = 100 \text{ A}/\mu\text{s}$			140	ns	


Notes: 1.  $P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JA}(t)} = I_D^2(t) \times R_{DS(ON) \oplus T_J}$  R<sub> $\theta JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub><math>\theta JC</sub>$  is guaranteed by design while R<sub> $\theta CA</sub> is defined by users. For general reference: Applications on 4.5*x5* FR-4 PCB under still air environment, typical</sub>$ </sub></sub>


a. 42°C/W with 1 in² of 2 oz copper mounting pad.

b. 95°C/W with 0.066 in² of 2 oz copper mounting pad.

c. 110°C/W with 0.0123 in² of 2 oz copper mounting pad.










Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2.0%.



NDT455N Rev.F





#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>™</sup> QFET<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8

TinyLogic™ UHC™ VCX™

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.